

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 October 2003 (02.10.2003)

PCT

(10) International Publication Number
WO 03/081759 A1

(51) International Patent Classification⁷: **H02M 7/5387**

(21) International Application Number: **PCT/IE03/00049**

(22) International Filing Date: 27 March 2003 (27.03.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
S2002/0224 27 March 2002 (27.03.2002) IE

(71) Applicant (for all designated States except US): **COM-MERGY TECHNOLOGIES LIMITED** [IE/IE]; 133 Lansdowne Park, Ballsbridge, Dublin 4 (IE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **YOUNG, George** [IE/IE]; 11 Woodlands Park, Blackrock, County Dublin (IE). **MEANEY, Peter, Michael** [IE/IE]; Buncoille, Saleen, Cloyne, County Cork (IE). **KEOGH, Andrew, Bernard** [IE/IE]; 58 The Copper Valley Vue, Glanmire, County Cork (IE).

(74) Agents: **O'CONNOR, Donal, H.** et al.; Cruickshank & Co., 1 Holles Street, Dublin 2 (IE).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: "A POWER CONVERTER"



(57) Abstract: A heavy duty cycle power converter (2) has current mode control in which the closed loop control is carried out by a controller (5) using a desired signal (11) which is a function of the difference between the desired duty cycle (7) and the measured duty cycle (6). This fluctuates current mode control without voltage feedback.

WO 03/081759 A1



— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

"A Power Converter"**Introduction**

- 5 The present invention relates to a high duty cycle power converter with a variable signal current mode control, namely operating at a duty cycle over 90%.

10 The invention is directed towards providing a method of providing signals to implement current mode control and clamping the voltage of a high frequency power converter. The invention is further directed to improving the current mode control of a high duty cycle power converter during start-up.

15 It is desirable to operate a power converter at close to maximum duty cycle. The stress on components is minimised as current flows for almost all of the operating cycle. The transitions occur at fixed times, and thus it is relatively easy to provide for the switch-off of one device to generate a condition where a complimentary switch can be turned on in a lossless fashion. The need to store energy in input and output filter elements is limited due to the virtually continuous nature of power being drawn from the source and transferred to the load.

20 In operating double ended power converters it is normally necessary to provide a balanced drive for the input switches of the converter, in order to avoid transformer saturation. This is achieved normally using current-mode control. A problem with operating converters at high duty cycle without the normal output voltage feedback is that there is no voltage error signal available to control the inner current loop in such converters.

30 An example of such a converter is disclosed by a publication "Texas Instruments / Unitrode Seminar Series 1999 / 2000", which discloses an isolated converter section, which is closely coupled with one or more downstream buck converters. However, a problem with this type of voltage closed loop control is that it is difficult to implement and compromises the balance of the converter, especially operating at high frequencies.

- 2 -

Further examples of closed loop control for power converters are disclosed by US Patent No. 6,429,709, US Patent No. 5,646,513 and PCT Publication No. WO 02/097973. However, none of these documents disclose a power converter which solves the above-mentioned problems.

5

It will be appreciated that in this specification, the term "high duty cycle" is any power converter which has a duty cycle operation of over 90%. Further, the term "high frequency" is meant to typically mean any frequency above 20 KHz.

10 The present invention is directed towards providing a high frequency power converter for overcoming the above-mentioned problems.

The invention is particularly directed towards achieving balance in the transformer drive for such a converter using current mode control. The invention is also
15 directed to arrangements for clamping the voltage appearing on the switching devices of such a converter, to arrangements for start-up and shut-down of such a converter, and to a cost-effective means for providing drive of the "high side" switches in such a converter.

20 **Statements of Invention**

According to the present invention, there is provided a high duty cycle frequency power converter having a closed loop variable signal current mode control characterised in that the variable signal is changed by a derived amount which is derived as a function of the difference between the desired duty cycle and the
25 measured duty cycle.

The advantage of using a duty cycle control closed loop is that it is now much easier to implement current mode control in a power converter. In the prior art solutions, current mode control operates as an inner control loop with an overall
30 voltage feedback. Using a power converter where one elects not to regulate the output voltage can imply that the benefits of current mode control such as balance between phases in double-ended converters such as full bridge and push-pull topologies are not available.

- 3 -

Preferably, the derived signal is referenced with the variable signal to provide a control signal in a controller to change the variable signal to operate the current mode control.

5

Ideally, means for measuring the measured duty cycle from input switching elements of the input switching stage of the power converter by measuring the conducting time interval of each switching element during a preset time interval.

10 The desired duty cycle is set on a deadtime requirement consistent with substantially lossless switching, which duty cycle may be fixed in the range 90% to 99%.

Means may be provided to change the desired duty cycle having regard to
15 operating parameters, one of which operating parameters is the load on the high duty power converter.

In another embodiment, means are provided to deliver a signal analogous to the measured duty cycles.

20

Preferably, the means comprises an averaging circuit which provides a signal analogous to the measured duty cycle.

Ideally, the controller comprises an error amplifier to compare the desired duty
25 cycle signal with the measured duty cycle signal to provide the derived signal.

Preferably, the controller to operate the current mode control comprises means for generating drive signals from the control signal to modify the duty cycle of the input switching elements of the input switching stage.

30

In an embodiment of the invention, the output of the power converter is used to clamp the voltage of the power converter.

In another embodiment of the invention, to achieve this, a diode is connected in

- 4 -

parallel with an output inductor of the power converter to clamp the voltage of the power converter and a resistor is placed in series with the diode and connected in parallel with the output inductor. The advantage of this embodiment is that due to the fact that the on-state voltage of a switching node of a power converter is very close to the output voltage in normal operation, they frequently have a voltage level corresponding to the normal drop across one or, more generally, a small number of diodes. By placing the diode in parallel with the main output inductor of the power converter, this clamps the voltage at the converter output switching node at a level close to the output operating voltage. This minimizes the problem of switching spike voltages and can allow the use of transistors or other switching elements with lower voltage ratings.

A further improvement and advantage to this approach usually involves the provision of a resistor or resistors in series with the diode or diodes in order to limit the rate of rise of voltage across the output capacitor and the current in the diode used for clamping.

In a further embodiment of the invention, there is provided means to adjust the effective duty cycle to remove input ripple voltages. Ideally, there is provided at least one saturable reactor connected to an output switching element to adjust the duty cycle of the power converter. Preferably, the saturable reactor provides a controllable reset condition for the output switching elements to adjust the duty cycle of the power converter. The advantage of adjusting the duty cycle is that it allows for correction of ripple components in the input voltage of the power converter, while operating at the desired duty cycle. Further, there may be provided a reset winding having a control signal derived from a closed loop monitoring of the output voltage or alternatively the reset winding may have a control signal obtained from a prediction of the needed ripple voltage requiring cancellation.

30

A separate auxiliary winding may be connected to the primary winding of the converter to provide an auxiliary gate drive signal to switches. This is a simple form of drive for the high-side input switches. Additionally, a clamp circuit may be connected to the midpoint of the primary winding. This will assist in start-up of this

- 5 -

drive arrangement.

The present invention can also be used in combination with an isolated power converter operating at near full duty cycle. This is highly desirable for cascaded power converters.

In another embodiment of the present invention, there is provided a method of controlling a high duty cycle power converter having a current mode control comprising the steps of:-

10

measuring the duty cycle of the power converter,

comparing a desired duty cycle with the measured duty cycle to provide an error signal;

15

referencing the derived signal with a current sense signal from the power converter to provide a logic signal; and

20

generating drive signals from the logic signals to implement a closed loop current mode control in the power converter.

Detailed Description of the Invention.

The invention will be more clearly understood from the following description of some embodiments thereof, given by way of example only, with reference to the accompanying drawings, in which:-

30

Fig.1 illustrates a controller for a power converter for carrying out the present invention,

Fig. 2 illustrates an additional control embodiment of the present invention,

Fig. 3 illustrates a controller approach having limited control range for correction of small input ripple components,

Fig. 4 illustrates linear regulator control according to another aspect of the present invention, and

5 Fig. 5 is a circuit showing how input high side switches can be self driven.

Referring to Fig. 1, there is illustrated a closed loop control for a high duty cycle power converter, indicated generally by the reference numerals 1 and 2 respectively. The converter 2 comprises an input switching stage 3 and an output switching stage
10 4, only shown in outline. The closed loop control 1 is provided by a controller 5. The operation of the power converter is discussed in detail below.

A measured duty cycle 6 of the power converter is fed into an averaging circuit 8 of the controller 5. Values analogous the measured duty cycle produced by the
15 averaging circuit 8 are fed to an error amplifier 9 also connected to a desired duty cycle 7 which in turn provides a derived signal 11 to a logic circuit 10 in the controller 5. A variable signal 12 measured from the power converter 2 is also fed into the logic circuit 10. The derived signal 11 from the error amplifier 9 changes the variable signal 12 to provide a control signal 13 generated to an output driver circuit 14 which
20 generates drive signals 15 and 16 to control the duty cycle of the power converter 2 and hence provide current mode control. An oscillator 17 controls the frequency at which the controller 5 generates the drive signals 15 and 16.

It will be appreciated that the controller 5 controls the duty cycle of the power
25 converter 2 to provide closed loop current mode control as opposed to the output voltage of the converter 2 as normally is the case. Some variants are possible allowing the desired setting for the duty cycle to be dependent on, for example load current and/or input voltage of the converter 2.

30 In operation, the measured duty cycle 6 is measured from the input stage of the power converter 2. The measured duty cycle 6 is obtained by measuring the conducting time interval of each switching element of the input switching stage 4, during a preset time interval which is normally expressed as a percentage value. The term "effective duty cycle" is the time when material current is flowing. While the

- 7 -

input duty cycle is effectively fixed, this signal is modulated and changed to provide the effective duty cycle. This measured duty cycle 6 value is fed into an averaging circuit 8 to provide a signal analogous to the measured duty cycle 6. The desired duty cycle 7 is fed directly to the error amplifier 9. These two signals are compared
5 by the error amplifier 9 to provide the derived signal 11 which is a function of the difference between the desired duty cycle 7 and the measured duty cycle 6. This derived signal 11 changes the variable signal 12 which implements current mode control to provide a control signal 13 which in turn provides drive signals 15, 16 to implement closed loop duty cycle control to maintain current mode control. It will be
10 appreciated that if the desired duty cycle equals the measured duty cycle, then the error amplifier 9 provides a signal to the logic circuit 10 to provide current mode control and to provide stable output derived signals 15 and 16 to ensure closed loop duty cycle control is achieved.

15 Referring now to Fig. 2 there is illustrated an additional improvement of the present invention at the output switching stage 4 of the converter 2. A standard LC filter indicated by an inductor 21 and a capacitor 22 is connected between the switches of the power converter (not shown) to the output voltage. A diode 23 and a resistor 24 connected in series and in parallel with the inductor 21 clamps any deviating voltage
20 to a level very close to the output voltage of the power converter. The resistor is preferably a controlled saturable resistor.

Operating at high duty cycle typically means that the driving voltage is within 1V, for example, of the output voltage and the diode 23 used in parallel with the output
25 inductor 21 is a very effective and simple clamp. Without loss of generality, the diode 23 may comprise a number of diodes or a zener-diode type element or any other means to use the output of the power converter 2 to provide clamping.

30 In operation, the stresses on the diode 23 during turn on can be very severe as effectively a voltage source at the input is being fed into the uncharged capacitor 22. Depending on factors such as a soft-start approach, which can be adopted, the current limiting behaviour and leakage inductance's, it may be necessary to place the resistor 24 in series with the diode 23. This involves a certain trade off in the clamping effectiveness.

- 8 -

Referring now to Fig. 3, there is illustrated a detailed schematic of a typical power converter 2 having an input switching element 3 and an output switching element 4 incorporating the present invention. The operation of the switching elements are not discussed in detail as they do not form part of the present invention. Saturable reactors 31a and 31b are connected at the output switching stage 4 of the power converter 2. The saturable reactors 31a, 31b have the ability to adjust slightly the duty cycle to achieve removal of input ripple components of the converter 2. This requires an adjustment of the duty cycle, between 90% and 95% (or even as high as 99%) as illustrative values in the case of typical high duty cycle power converters, where the input ripple to the power converter would be the residual rectified mains/line voltage which would appear across the capacitor 22 in the power factor correction stage. Typically, the input ripple is 2-4% and is present at the output of the power factor correction stage, as well as correcting for voltage drops due to device losses. By adjusting the effective duty cycle by controlling the saturable reactors 31a, 31b, the rectified input ripple is removed.

A particularly suitable implementation of the present invention is the controlled saturable reactor 31a, 31b approach, but one envisages as alternatives the usage of auxiliary semi-conductor switching elements. Any suitable saturable magnetic element may also be used.

It will be appreciated that a full-bridge output stage can also be configured based on the desired power level and transformer implementation. In this case, the diagonal pairs of input switches are driven alternately with a fixed drive waveform having a fixed deadtime or possibly adaptive depending on load or other parameters. The output switching elements are connected in series with the saturable magnetic elements, namely the reactors 31a, 31b which assist in bridge soft-switching but also whose reset condition can be controlled, giving a variable deadtime and thus adjustment of the effective duty cycle and output voltage. The range of control adjustment in practice will be determined by the desire to keep lossless switching conditions for the input switches over most load conditions, and this will be determined by the values of magnetising inductance and leakage inductance in the main power transformer shown (32a, 32b) and by any commutating inductance which

may be placed in series with windings of this transformer (32a, 32b).

Reset windings 35 and 36 are provided to operate under a control signal derived either from a closed loop monitoring of the output voltage or by a prediction of the
5 needed ripple voltage requiring cancellation.

Power converters of this type are designed for normal operation in conditions of continuous operation at high duty cycle. Such converters will typically perform poorly or exhibit conditions of high stresses on components if they are not operating at high
10 duty cycle. It is thus important to derive approaches which control the behaviour of the circuit on start-up and in current limit conditions.

In start-up, the normal behaviour of most controllers for power converters is to increase the duty cycle gradually up to the desired level. Implementing this approach
15 can result in high peak currents, which may be acceptable, in inductor saturation and in excessive transient electromagnetic interference. Addressing these issues may result in over-specification of components as compared with what would be required in normal operation.

20 A converter of this type may also be unsuited to gradual increase of the duty cycle as normally used in conventional power converters. If this type of converter is not used in association with a preregulator or postregulator, it may be necessary to use a linear dissipative regulator to control the turn-on and/or turn-off transition".

25 Referring to Fig. 4, there is illustrated a form of linear regulator control according to another aspect of the present invention, indicated by the reference numeral 40. In start-up, the position is eased if the converter is preceded by a converter such as a buck type where the rate of voltage rise is relatively easily programmed. Operating from a boost pre-converter or fixed voltage source 41 does not however give this
30 condition. The most cost-effective approach may often be to put a linear voltage-control circuit before such a converter. This is particularly the case if there is under voltage lockout protection on downstream circuitry such that minimal load current is drawn until the drop across the linear regulator. An example of such a linear regulator is shown in Fig. 4. The implementation is with an FET device 42

- 10 -

connected to a resistor 42 and capacitor 43 with an RC time constant determining the rate of rise and with the gate driven about the input supply rail in normal operation of the circuit. Other implementations of this circuit are possible, such as with the load converter being connected to the drain of the FET device 42.

5

In current limit, it is often attractive in this type of circuit to implement a "latch and retry" circuit. Here the current is continuously monitored and after a clear over-current condition is detected, the converter is turned off. The soft-switching approach, implemented possibly as in Fig. 4 or in a preceding converter stage, is then used to restart the converter after some interval.

10

It will be appreciated in this specification that the invention is particularly effective for power converters having a high duty cycle. In many cases it may be commercially advantageous to use such a converter in cascade with a non-isolated converter to realise the overall power conversion function. The non-isolated converter is usually a simple buck converter with variable duty cycle and its combination with an isolated converter operating with near full duty cycle offer performance and cost advantages when compared with conventional approaches of using a variable duty cycle isolated converter.

15

20

Many forms of output rectifier, for example, synchronous or diodes may be used.

It will also be appreciated, to operate the power converter at near fully duty cycle, it is usually only relevant to consider "double-ended" topologies where the core reset is provided inherently. Topologies such as the half bridge, full bridge and push-pull converter type are thus controlled by the present invention. The present invention provides a power convert which can be cascaded with a non-isolated buck or boost converter. This latter converter can act as a pre-regulator or post-regulator allowing the isolation stage to operate under optimal conditions with a rear fixed voltage transformation ratio.

25

30

Referring now to Fig. 5, there is illustrated another embodiment of a high duty cycle power converter having a primary stage comprising either the push-pull, the half bridge or the full bridge configuration of a high duty cycle power converter, indicated

- 11 -

generally by the reference numeral 50. The input stage 3 of the power converter 2 comprises a primary winding 51 of a transformer connected to input rectifying switches 52, 53, 54 and 55. Switches 54 and 55 have a separate auxiliary winding 56, 57 connected to the gate of switches 54 and 55. Each auxiliary winding 56, 57 is
5 connected to the primary winding 51.

This circuit has four switches as shown in Fig. 5, and is an implementation of particular value in this type of high duty cycle power converter. The switches 52-55, in the context of this high duty-cycle converter, are driven such that:

10

- Assuming initially switches 52 and 54 are on
- When switch 54 is turned off, the magnetising current in the winding, aided in many configurations by the reflected load current, will cause the winding voltage to "flip" such that the voltages across switches 53 and 55 are now
15 each zero. During the transition, zero and then negative drive voltage from the coupled winding is applied to switch 52, and switch 52 is thus turned off.
- The drive to switch 53 can then be turned on with lossless switching in switch 53. The power transfer occurs as normal in this part of the cycle, and then when the drive to switch 53 is removed, the resonant transition can occur as
20 before with some deadtime when all switches are off before switch 54 is turned on.

It will be appreciated that this circuit operation will not automatically commence on start-up. It is possible to enter the mode of operation where both upper switches 52
25 and 55 are off and no drive voltage is generated across the auxiliary gate drive windings 56, 57. To address this issue, adding a clamp circuit 58, 59 is appropriate, and one implementation is shown. Here the mid-point of the main transformer primary winding 51 is connected to the clamp circuit 58, 59, which seeks to hold this point within a certain range of voltage typically centred around half the input voltage.
30 The clamp voltage levels are determined by the resistors as shown.

In this implementation, a transistor 58 is used to limit the extent to which the mid-point of the winding 51 can drop below one half of the input voltage. This means that as switch 53 is turned on, a voltage is developed across the transformer windings which

- 12 -

rapidly turns on switch 53, and likewise if switch 54 is turned on, then switch 52 turns on. It will be appreciated that a significant current may be drawn from the transistor 58 but this is for a short time without any demanding high-frequency performance requirements. Thus, this device can be quite small. Diode 59 is provided to limit
5 reverse stresses on transistor 58.

The usage of transistor 58 may also be of value in effecting soft-start, where it is desired to gradually increase the output voltage. Typically such circuits are used with preregulators and it may be desired to pass a slowly-rising input voltage condition to
10 the output as a slowly-rising output voltage. In these conditions, the voltage appearing across the input windings may be insufficient to turn on the high-side devices, and the transistor 58 provides the high-side current during this transition.

In practice, the mid-point of the primary winding 51 will initially rise. As switch 53 is,
15 for example, turned off, then switch 55 will remain on until such time as the voltage across the winding section is less than the threshold voltage of switch 55, in which case switch 55 will turn off. This asymmetric turn-off behaviour is inherent in the circuit and normally does not cause any issue.

20 The gate drive windings may either be connected directly to the gate terminals of the "high side" of switches 52, 54, or they may be connected via resistors or other passive networks and/or transistors, these additional elements being used to optimise the drive waveform as applied to the gate terminals.

25 It will be appreciated that a simple variant of this circuit may be used to provide high-side drive in the case of a current-fed variant of the above topology.

It will be understood without loss of generality that the switches 51-54 described above as FET devices or general transistors may be any type of gate-controlled
30 switching device.

It will further be appreciated that the converter, illustrated in Fig. 5, finds particular application in a near-full duty cycle small deadtime interval between conduction intervals of switches 54 and 55, converter with limited input voltage variation. Such a

- 13 -

converter may be applied for example in association with a buck preregulator or immediately after a boost power factor conversion stage.

5 It will be appreciated that many of the components of the various circuits illustrated may be replaced by other components which perform the same function. Since this will be obvious to those skilled in the art, mention of this has not been made in all instances where it could have been throughout the specification.

10 In the specification the terms "comprise, comprises, comprised and comprising" or any variation thereof and the terms "includes, included and including" or any variation thereof are considered to be totally interchangeable and they should all be afforded the widest possible interpretation. The term theoretical refers to the scientific community and not the inventor.

15 The invention is not limited to the embodiments hereinbefore described but may be varied in both construction and detail within the scope of the claims.

CLAIMS

1. A high duty cycle power converter (2) having a closed loop variable signal (12) current mode control characterised in that the variable signal (12) is changed by a derived signal (11) which is derived as a function of the difference between the desired duty cycle (7) and the measured duty cycle (6).
2. A high duty cycle power converter (2) as claimed in claim 1, in which the derived signal (11) is referenced with the variable signal (12) to provide a control signal (13) in a controller (5) to change the variable signal (12) to operate the current mode control.
3. A high duty cycle power converter (2) as claimed in any preceding claim, comprising means for measuring the measured duty cycle (6) from switching elements of the input switching stage (3) of the power converter (2) by measuring the on time interval of each switching element during a preset time interval.
4. A high duty power converter (2) as claimed in any preceding claim, in which the desired duty cycle is set on a deadtime requirement consistent with substantially lossless switching.
5. A high duty power converter (2) as claimed in claim 4, in which the desired duty cycle is fixed in the range 90% to 99%.
6. A high duty power converter (2) as claimed in claim 4, in which means are provided to change the desired duty cycle having regard to operating parameters.
7. A high duty power converter (2) as claimed in claim 6, in which the operating parameter is the load on the high duty power converter (2).

- 15 -

8. A high duty power converter (2) as claimed in any preceding claim, in which means are provided to deliver a signal analogous to the measured duty cycles.
- 5 9. A high duty cycle power converter (2) as claimed in claim 8, in which the means comprises an averaging circuit (8).
- 10 10. A high duty cycle power converter (2) as claimed in any preceding claim, in which the controller (5) comprises an error amplifier (9) to compare the desired duty cycle signal (7) with the measured duty cycle (6) signal to provide the derived signal (11).
- 15 11. A high duty cycle power converter (2) as claimed in any preceding claim, in which the controller (5) to operate the current mode control comprises means for generating drive signals (15, 16) from the control signal (13) to modify the duty cycle of the input switching elements of the input switching stage (3).
- 20 12. A high duty power converter (2) as claimed in any preceding claim, in which the output of the power converter (2) is used to clamp the voltage of the power converter (2).
- 25 13. A high duty cycle power converter (2) as claimed in claim 12, wherein a diode (23) is connected in parallel with an output inductor (21) of the power converter (2) to clamp the voltage of the power converter.
- 30 14. A high duty cycle power converter (2) as claimed in claim 13, in which a resistor (24) is placed in series with the diode (23) and connected in parallel with the output inductor (21).
15. A high duty cycle power converter (2) as claimed in any preceding claim, in which there is provided means to adjust the effective duty cycle to compensate for ripple voltages.

- 16 -

16. A high duty cycle power converter (2) as claimed in claim 15, in which there is provided a saturable reactor (31a, 31b) connected to output switching elements of the output switching stage (4) of the power converter to adjust effective duty cycle of the power converter (2).
- 5 17. A high duty cycle power converter (2) as claimed in claim 16, in which the saturable reactor (31a, 31b) is provided with a controllable reset condition to provide a delay for the output switching elements to adjust the effective duty cycle of the power converter.
- 10 18. A high duty cycle power converter (2) as claimed in any of claims 15 to 17, comprising a reset winding having a control signal derived from a closed loop monitoring of the output voltage.
- 15 19. A high duty cycle power converter (2) as claimed in any of claims 15 to 17, in which the means to adjust the effective duty cycle comprises a reset winding having a control signal obtained from a prediction of the needed ripple voltage requiring cancellation.
- 20 20. A high duty cycle power converter (2) as claimed in any preceding claim, in which a separate auxiliary winding (56, 57) is connected to the primary winding (51) of the converter to provide an auxiliary gate drive signal to switches (52, 55).
- 25 21. A high duty cycle power converter (2) as claimed in any preceding claim, in which a clamp circuit (58, 59) is connected to the midpoint of the primary winding (51).
- 30 22. A method of controlling a high duty cycle power converter having a variable signal operated current mode control comprising the steps of:-

measuring the duty cycle of the power converter,

- 17 -

comparing a desired duty cycle with the measured duty cycle to
provide a derived signal;

5 referencing the derived signal with a current sense signal from the
power converter to provide a control signal; and

generating drive signals from the control signal to implement a
closed loop current mode control in the power converter.

10

DK\Prelim 13\PSO204amendmar14nontrack

15



20

25

30

35

40



2/3




Fig. 3




Fig. 4




Fig. 5

INTERNATIONAL SEARCH REPORT

International Application No

PCT/03/00049

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H02M7/5387

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H02M

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

WPI Data, EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 315 498 A (BERRIOS MIGUEL A ET AL) 24 May 1994 (1994-05-24) column 2, line 34 - line 49 column 4, line 13 - line 17 figure 1	1-14, 16-19, 21,22
Y	US 5 847 589 A (KUKI HIROYUKI ET AL) 8 December 1998 (1998-12-08) abstract column 2, line 29 - line 54	1-3,6,7, 11,22
Y	US 6 191 567 B1 (SLUIJS FERDINAND JACOB) 20 February 2001 (2001-02-20) column 1, line 36 - column 4, line 45 column 4, line 56 - column 5, line 25	1-3,6,7, 11,22
	--- -/--	

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

G document member of the same patent family

Date of the actual completion of the international search

17 July 2003

Date of mailing of the international search report

30/07/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Roeder, A

INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP03/00049

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	PATENT ABSTRACTS OF JAPAN vol. 1998, no. 08, 30 June 1998 (1998-06-30) & JP 10 080151 A (SANKEN ELECTRIC CO LTD), 24 March 1998 (1998-03-24) abstract	4,5
Y	PATENT ABSTRACTS OF JAPAN vol. 1995, no. 05, 30 June 1995 (1995-06-30) & JP 07 046853 A (TOSHIBA CORP), 14 February 1995 (1995-02-14) abstract	4,5
Y	EP 0 425 875 A (MOTOROLA INC) 8 May 1991 (1991-05-08) column 3, line 24 - line 42 figure 2	8,9
Y	US 6 282 111 B1 (ILLINGWORTH LEWIS) 28 August 2001 (2001-08-28) column 2, line 50 - line 59 figure 2	10
Y	PATENT ABSTRACTS OF JAPAN vol. 2003, no. 02, 5 February 2003 (2003-02-05) & JP 2002 320385 A (YOKOGAWA ELECTRIC CORP), 31 October 2002 (2002-10-31) abstract	12-14
Y	US 5 986 904 A (JACOBS MARK ELLIOTT ET AL) 16 November 1999 (1999-11-16) abstract figure 1	12-14
Y	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 12, 29 October 1999 (1999-10-29) & JP 11 196580 A (TOKO INC), 21 July 1999 (1999-07-21) abstract	12-14
Y	US 4 353 113 A (BILLINGS KEITH H) 5 October 1982 (1982-10-05) abstract figure 1	16-19
Y	PATENT ABSTRACTS OF JAPAN vol. 2003, no. 01, 14 January 2003 (2003-01-14) & JP 2002 272141 A (HITACHI METALS LTD; HITACHI FERRITE ELECTRONICS LTD), 20 September 2002 (2002-09-20) abstract	16,17
	--- -/--	

INTERNATIONAL SEARCH REPORT

International Application No

PCT/JP/00049

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 25, 12 April 2001 (2001-04-12) & JP 2001 211666 A (ONKYO CORP), 3 August 2001 (2001-08-03) abstract ----	16, 17
Y	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 11, 28 November 1997 (1997-11-28) & JP 09 191642 A (SANYO DENKI CO LTD), 22 July 1997 (1997-07-22) abstract ----	16, 17
Y	US 5 442 540 A (HUA GUICHAO C ET AL) 15 August 1995 (1995-08-15) column 3, line 63 -column 4, line 20 figure 4 ----	16, 17
Y	PATENT ABSTRACTS OF JAPAN vol. 2003, no. 03, 5 May 2003 (2003-05-05) & JP 2002 325458 A (SHINEI SANGYO KK), 8 November 2002 (2002-11-08) abstract ----	16, 17
Y	PATENT ABSTRACTS OF JAPAN vol. 2002, no. 04, 4 August 2002 (2002-08-04) & JP 2001 339944 A (NAGANO JAPAN RADIO CO), 7 December 2001 (2001-12-07) abstract ----	18, 19
Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 15, 6 April 2001 (2001-04-06) & JP 2000 341947 A (MITSUBISHI ELECTRIC CORP), 8 December 2000 (2000-12-08) abstract ----	18, 19
Y	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 10, 31 August 1999 (1999-08-31) & JP 11 146648 A (FUJI ELECTRIC CO LTD), 28 May 1999 (1999-05-28) abstract ----	18, 19
Y	PATENT ABSTRACTS OF JAPAN vol. 2000, no. 25, 12 April 2001 (2001-04-12) & JP 2001 238443 A (SUZUKI TOSHIYASU), 31 August 2001 (2001-08-31) abstract -----	21

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5315498	A	24-05-1994	NONE	
US 5847589	A	08-12-1998	JP 9229012 A	02-09-1997
US 6191567	B1	20-02-2001	WO 0067366 A1 EP 1095445 A1 JP 2002543757 T	09-11-2000 02-05-2001 17-12-2002
JP 10080151	A	24-03-1998	JP 3141925 B2	07-03-2001
JP 07046853	A	14-02-1995	NONE	
EP 0425875	A	08-05-1991	US 5012139 A DE 69024608 D1 DE 69024608 T2 EP 0425875 A2 HK 1002240 A1 JP 3169112 A	30-04-1991 15-02-1996 01-08-1996 08-05-1991 07-08-1998 22-07-1991
US 6282111	B1	28-08-2001	NONE	
JP 2002320385	A	31-10-2002	NONE	
US 5986904	A	16-11-1999	NONE	
JP 11196580 5	A		NONE	
US 4353113	A	05-10-1982	CA 1169930 A1 DE 3111088 A1 FR 2478903 A1 GB 2075786 A ,B	26-06-1984 21-01-1982 25-09-1981 18-11-1981
JP 2002272141	A	20-09-2002	NONE	
JP 2001211666	A	03-08-2001	NONE	
JP 09191642 6	A		NONE	
US 5442540	A	15-08-1995	US 5262930 A US 5418704 A	16-11-1993 23-05-1995
JP 2002325458	A	08-11-2002	NONE	
JP 2001339944	A	07-12-2001	JP 3377499 B2	17-02-2003
JP 2000341947	A	08-12-2000	NONE	
JP 11146648 7	A		NONE	
JP 2001238443	A	31-08-2001	NONE	